



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/988,053	11/16/2001	Tiangong Liu	79569-1 /jlo	7852
26181	7590	07/12/2005	EXAMINER PHAN, HANH	
FISH & RICHARDSON P.C. PO BOX 1022 MINNEAPOLIS, MN 55440-1022			ART UNIT 2638	PAPER NUMBER
DATE MAILED: 07/12/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/988,053

Applicant(s)

LIU ET AL.

Examiner

Hanh Phan

Art Unit

2638

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 16 November 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-18 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

1. This Office Action is responsive to the Amendment filed on 02/18/2005.

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2, 3, 5, 12 and 15-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Farries et al (US Patent No. 6,607,313) in view of Collings et al (US Patent No. 6,724,994).

Regarding claims 1, 17 and 18, referring to figures 4, 7 and 8, Farries teaches an integrated optical time division multiplexing (OTDM) module (i.e., an integrated micro-optic circuit having a slab waveguide chip 10, Fig. 4) comprising:

an integrated modulator chip (i.e., an integrated micro-optic circuit having a slab waveguide chip 10, Fig. 4) for generating at least first and second optical RZ signal streams; and

an integrated time-delay chip (i.e., spacer of glass 17, spacer of silicon 18 and birefringent crystal 14, Figs. 7 and 8) coupled to the integrated modulator chip for introducing a prescribed optical delay between the at least first and second optical RZ

Art Unit: 2638

signal streams and for combining the at least first and second optical RZ signal streams after introduction of the prescribed delay (col. 5, lines 40-67 and col. 6, lines 1-60).

Farries differs from claims 1, 17 and 18 in that he fails to specifically teach the integrated time delay chip including a plurality of waveguides operable to guide the at least first and second optical return to zero signal streams through the integrated time delay chip. However, Collings in US Patent No 6,724,994 teaches the time delay device including a plurality of waveguides operable to guide the at least first and second optical return to zero signal streams through the time delay device (col. 5, lines 12-52).

Although Collings does not specifically teach the time delay device is an integrated time delay, Collings teaches the time delay device may be fiber optic delay loops or other delay means (see col. 5, lines 32-34). Therefore, it would have been obvious to one having skill in the art at the time the invention was made to incorporate the time delay device including a plurality of waveguides operable to guide the at least first and second optical return to zero signal streams through the time delay device as taught by Collings in the system of Farries. One of ordinary skill in the art would have been motivated to do this since Collings suggests in column 5, lines 12-52 that using such the time delay device including a plurality of waveguides operable to guide the at least first and second optical return to zero signal streams through the time delay device have advantage of allowing providing a hybrid time division multiplexing/wavelength division multiplexing communication system in which a very high density signal is formed and processed.

Regarding claim 2, Farries further teaches wherein the integrated modulator chip (10)(Fig. 4) is a twin-modulator chip.

Regarding claim 3, the combination of Farries and Collings teaches wherein the integrated time-delay chip (10)(Figs. 4, 7 and 8) introduces a fixed optical time delay between the first and second optical RZ signal streams (see Fig. 3 of Collings).

Regarding claim 5, Farries further teaches wherein the time-delay chip comprises first and second waveguides for receiving the first and second optical RZ signal streams from the integrated modulator chip, one of said first and second waveguides being of greater length than other of the first and second waveguides and both first and second waveguides being integrated within the fixed delay chip (Fig. 3 of Collings).

Regarding claim 12, Farries further teaches wherein collimating lenses 9i.e., GRIN lenses 50a and 50b, Figs. 4 and 7) are used to couple the integrated modulator chip to the integrated time-delay chip.

Regarding claims 15 and 16, Farries teaches all the aspects of the claimed invention as set forth in the rejection claim 1 above. Farries further teaches a first and second variable optical attenuators (see col. 5, lines 54-56).

4. Claims 4 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Farries et al (US Patent No. 6,607,313) in view of Collings et al (US Patent No. 6,724,994) and further in view of Epworth (US Patent No. 6,271,952).

Regarding claim 4, Farries modified by Collings differs from claim 4 in that he fails to teach a tuneable optical time delay. However, Epworth teaches a tuneable optical time delay (Fig. 9, col. 9, lines 6-16). Therefore, it would have been obvious to one having skill in the art at the time the invention was made to incorporate the tuneable

Art Unit: 2638

optical time delay as taught by Epworth in the system of Farries modified by Collings. One of ordinary skill in the art would have been motivated to do this since Epworth suggests in column 9, lines 6-26 that using such a tunable optical time delay has advantage of allowing the total optical path difference between the two optical signal streams can be compensated and allowing for proper interleaving.

Regarding claim 6, the combination of Farries, Collings and Epworth teaches an electrode is deposited over a portion of said first or second waveguide of the time-delay chip that is greater in length, wherein a voltage applied to the electrode is used for fine tuning the optical time delay introduced by the time-delay chip (see Fig. 9 of Epworth, col. 9, lines 6-16).

5. Claims 7-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Farries et al (US Patent No. 6,607,313) in view of Collings et al (US Patent No. 6,724,994) and further in view of Vaerewyck (US Patent No. 4,768,848).

Regarding claims 7 and 8, Farries as modified by Collings differs from claims 7 and 8 in that he fails to teach an epoxy is used to couple optically and mechanically the integrated modulator chip to the integrated time-delay chip. However, Vaerewyck teaches an epoxy is used to couple optically and mechanically the optical fiber 22 and waveguide 14 (Fig. 1, col. 4, lines 25-37). Therefore, it would have been obvious to one having skill in the art at the time the invention was made to incorporate the epoxy as taught by Vaerewyck in the system of Farries modified by Collings. One of ordinary skill in the art would have been motivated to do this since Vaerewyck suggests in column 4,

Art Unit: 2638

lines 25-37 that using such an epoxy has advantage of allowing coupling two optical devices together and improving the optical coupling efficiency.

Regarding claims 9-11, the combination of Farries, Collings and Vaerewyck teaches the epoxy has a refractive index  $n$ , the integrated modulator chip has a refractive index  $n_1$ , the integrated time-delay chip has a refractive index  $n_2$  and wherein the refractive index  $n$  of the epoxy is defined by  $n_1 < n < n_2$  (col. 4 of Vaerewyck, lines 25-37).

Regarding claim 14, Farries as modified by Collings teaches all the aspects of the claimed invention as set forth in the rejection claim 1 above. Farries further teaches a first and second variable optical attenuators (see col. 5, lines 54-56).

Farries differs from claim 14 in that he fails to teach an epoxy is used to couple optically and mechanically the integrated modulator chip to the integrated time-delay chip. However, Vaerewyck teaches an epoxy is used to couple optically and mechanically the optical fiber 22 and waveguide 14 (Fig. 1, col. 4, lines 25-37).

Therefore, it would have been obvious to one having skill in the art at the time the invention was made to incorporate the epoxy as taught by Vaerewyck in the system of Farries modified by Collings. One of ordinary skill in the art would have been motivated to do this since Vaerewyck suggests in column 4, lines 25-37 that using such an epoxy has advantage of allowing coupling two optical devices together and improving the optical coupling efficiency.

6. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Farries et al (US Patent No. 6,607,313) in view of Collings et al (US Patent No. 6,724,994) and further in view of Bergano et al (US Patent No. 5,111,322).

Regarding claim 13, Farries as modified by Collings differs from claim 13 in that he fails to teach the prescribed optical delay introduced between the first and second optical RZ signal streams is approximately one half the period of each of first and second optical RZ signal streams. However, Bergano teaches the prescribed optical delay introduced between the first and second optical signal streams is approximately one half the period of each of first and second optical signal streams (Fig. 2, col. 3, lines 10-31). Therefore, it would have been obvious to one having skill in the art at the time the invention was made to incorporate the optical delay introduced between the first and second optical signal streams is approximately one half the period of each of first and second optical signal stream as taught by Bergano in the system of Farries modified by Collings. One of ordinary skill in the art would have been motivated to do this since Bergano suggests in column 3, lines 10-31 that using such the optical delay introduced between the first and second optical signal streams is approximately one half the period of each of first and second optical signal streams have advantage of allowing the two pulse streams are interleaved in time.

### ***Response to Arguments***

7. Applicant's arguments with respect to claims 1-18 have been considered but are moot in view of the new ground(s) of rejection.



**Conclusion**

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hanh Phan whose telephone number is (571)272-3035.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth vanderpuye, can be reached on (571)272-3078. The fax phone number for the organization where this application or proceeding is assigned is (703)872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)305-4700.

  
**HANH PHAN**  
**PRIMARY EXAMINER**